REMARKS

The Examiner is thanked for the thorough examination of this application. The Office Action, however, tentatively rejected all presented claims 1-30. Applicant has canceled claim 3 in this amendment, and claims 1-2 and 4-30 remain pending in this application. In addition, claims 1, 2, 5, 6, 12, and 23 have been amended herein.

Specifically, claim 1 has been amended to delete the term "used" and to incorporate the limitations of "said protection discharging means comprises a discharging NMOS device with a first and a special second drain diffusion" recited in claims 2, as well as the limitation in claim 3. In addition, the phrase "a special second drain diffusion" has been replace with "a second drain diffusion".

Claim 2 has been amended by deleting the phrase of "said protection discharging means comprises a discharging NMOS device with a first and a special second drain diffusion," which was added to claim 1.

Claims 5 and 6 have been amended to depend from claim 1.

Claim 12 has been amended to replace the phrase "field oxide regions" with "isolation regions" (and also to make a cosmetic change of "A" to "a").

Claim 14 has been amended to replace the phrase "field oxide isolation regions" with "isolation regions".

Claim 23 has been amended to incorporate the feature of "said ESD protection discharging means further directly connected to said first and second voltage source," as illustrated in Figure 2A.

To:

Double Patenting Rejection

Claims 1-30 were rejected under the judicially-created doctrine of obviousness-type double patenting (based on claims of U.S. Patent 6,682,993). Applicant respectfully traverses this rejection, particularly in view of the amendments made to the independent claims 1, 12, and 23. Accordingly, Applicant respectfully requests that this rejection be withdrawn. Should the Patent Office not withdrawn this rejection, then Applicant will consider the submission of a Terminal Disclaimer, upon receiving notice that the claims are allowable over the other cited art.

35 U.S.C. 102(b)

Claims 1 and 23 are rejected under 35 U.S.C. 102(b) as being unpatentable over the acknowledged prior art. Applicant respectfully requests reconsideration and withdrawal of this rejection for at least the following reasons.

Claim 1

Claim 1, as amended, recites:

1. A protection circuit for protecting integrated semiconductor active devices from damage due to ESD voltages appearing on the circuit power bus lines said circuit comprising:

at least one switching circuit string composed of a first and second NMOS device and a PMOS device, wherein the gate of said first NMOS device is connected to a first voltage source and the drain element of said first NMOS device is connected to said active devices input/output signal pad and to the drain element of said PMOS device, and the source of said first NMOS device is connected to the drain element of said second NMOS device and the gates of said second NMOS and said PMOS are connected to an internal circuit and the source of said second NMOS is connected to a second voltage source, and the source of said PMOS is connected to a first voltage source; and

a protection discharging means for discharging ESD energy appearing between said first and said second voltage source, wherein said protection discharging means comprising a discharging NMOS device with a first and a To:

second drain diffusion, the drain of said discharging NMOS device is directly connected to said first voltage source, and the source of said discharging NMOS device is directly connected to said second voltage source.

(Emphasis added.)

The acknowledged prior art does not teach or suggest the drain of said discharging NMOS device being directly connected to said first voltage source, and the source of said discharging NMOS device is directly connected to said second voltage source. For at least this reason, the rejection should be withdrawn.

In addition, the ESD protection discharging means disclosed in the acknowledged prior art is the first used NMOS device NU1 in switching circuit, but the source of NU1 is coupled to the second voltage source through NU2 and the drain of NU1 is coupled to the first voltage source through PU1, not directly connected to the first and second voltage source.

For at least these reasons, claim 1 is allowable over the cited reference. Insofar as claim 1 is allowable, claims 2, 3-11, which depend from claim 1, are also allowable on their own merits in claiming additional elements not included in claim 1.

Claim 23

Claim 23, as amended, recites:

23. A method of forming a protection circuit for protecting integrated semiconductor active devices from damage due to ESD voltages appearing on the circuit power bus lines said method comprising:

connecting source region of a used PMOS device and the source and gate of an unused PMOS device to a first voltage source:

connecting the drains of said used and unused PMOS devices to said active devices input/output pad;

connecting the drain of said used PMOS device to a drain of a first used NMOS device, and the drain of said unused PMOS device to a drain of a first unused NMOS device:

connecting the gate of said used PMOS device and the gate of a second used NMOS device to separate logic signal lines;

connecting the gates of said first used and said first unused NMOS devices to said first voltage source;

connecting the source of said first used NMOS device to the drain of said second used NMOS device and connecting the source of said first unused NMOS device to the drain of a second unused NMOS device;

connecting the source of said second used NMOS and the source and gate of said second unused NMOS device to a second voltage source; and

connecting said ESD protection discharging means for discharging ESD energy appearing between and further directly connected to said first and second voltage source.

(Emphasis added.)

As discussed in connection with claim 1, the acknowledged prior art does not teach or suggest said ESD protection discharging means directly connected to said first and second voltage source.

Instead, the ESD protection discharging means disclosed in the acknowledged prior art is the first used NMOS device NU1 in switching circuit, but the source of NU1 is coupled to the second voltage source through NU2 and the drain of NU1 is coupled to the first voltage source through PU1, not directly connected to the first and second voltage source.

For at least this reason, claim 23 is allowable over the cited reference. Insofar as claim 23 is allowable, claims 24-30, all depend from claim 23 and are also allowable on their own merits in claiming additional elements not included in claim 23.

35 U.S.C. 103(a)

Claims 12-22 were rejected under 35 U.S.C. 103(a) as being unpatentable over the acknowledged prior art, and Liu et al., Patent No. 6,794,715 as applied to claims 1-11 and 23-30 above, and further in view of Jung, Patent No. 5,932,916.

Claim 12

Claim 12, as amended, recites:

12. An effective Vcc to Vss power ESD protection device with reduced junction breakdown voltage connected between Vcc and Vss power bus lines comprising:

a substrate having a first dopent type;

isolation regions within said substrate for isolation of said ESD protection device;

a FET gate with abutting spacers for said ESD protection device; multiple regions of a second dopent type of opposite dopent to said substrate for said ESD protection device between said gate and said isolation regions;

multiple regions of a third dopent type of opposite dopent to said substrate for said ESD protection device between said gate and said isolation regions;

a special fourth dopent region of similar dopent to said substrate beneath one said second and third dopent region;

a protective insulation layer over said ESD protection device; and first, second and third electrical conductor elements.

(Emphasis added.)

Neither AAPA, Liu nor Jung teach, disclose or suggest a special fourth dopent region of similar dopent to said substrate beneath one said second and third dopent region. Instead, Jung discloses a fourth impurity region 57 formed in a portion of substrate 50, placed on both sides of floating gate electrode 54, not beneath one said second and third dopent region.

For at least this reason, claim 12 is allowable over the cited reference. Insofar as claim 12 is allowable, claims 12-22, which all depend from claim 12, are also allowable on their own merits in claiming additional elements not included in claim 12.

As a separate and independent basis for the patentability of claims 12-22, Applicants respectfully traverse the rejections as failing to identify a proper basis for combining the cited references. In combining these references, the Office Action stated only that the combination

To:

would have been obvious because "both teachings are related by being electrostatic discharge protection circuits for protecting semiconductor devices in an integrated circuit." (Office Action, page 6). This alleged motivation is clearly improper in view of well-established Federal Circuit precedent.

It is well-settled law that in order to properly support an obviousness rejection under 35 U.S.C. § 103, there must have been some teaching in the prior art to suggest to one skilled in the art that the claimed invention would have been obvious. W. L. Gore & Associates, Inc. v. Garlock Thomas, Inc., 721 F.2d 1540, 1551 (Fed. Cir. 1983). More significantly,

"The consistent criteria for determination of obviousness is whether the prior art would have suggested to one of ordinary skill in the art that this [invention] should be carried out and would have a reasonable likelihood of success, viewed in light of the prior art. ..." Both the suggestion and the expectation of success must be founded in the prior art, not in the applicant's disclosure... In determining whether such a suggestion can fairly be gleaned from the prior art, the full field of the invention must be considered; for the person of ordinary skill in the art is charged with knowledge of the entire body of technological literature, including that which might lead away from the claimed invention."

(Emphasis added.) In re Dow Chemical Company, 837 F.2d 469, 473 (Fed. Cir. 1988).

In this regard, Applicant note that there must not only be a suggestion to combine the functional or operational aspects of the combined references, but that the Federal Circuit also requires the prior art to suggest both the combination of elements and the structure resulting from the combination. Stiftung v. Renishaw PLC, 945 Fed.2d 1173 (Fed. Cir. 1991). Therefore, in order to sustain an obviousness rejection based upon a combination of any two or more prior art references, the prior art must properly suggest the desirability of combining the particular elements to derive a power protection device, as claimed by the Applicant.

When an obviousness determination is based on multiple prior art references, there must be a showing of some "teaching, suggestion, or reason" to combine the references. Gambro

Lundia AB v. Baxter Healthcare Corp., 110 F.3d 1573, 1579, 42 USPQ2d 1378, 1383 (Fed. Cir. 1997) (also noting that the "absence of such a suggestion to combine is dispositive in an obviousness determination").

Evidence of a suggestion, teaching, or motivation to combine prior art references may flow, inter alia, from the references themselves, the knowledge of one of ordinary skill in the art, or from the nature of the problem to be solved. See In re Dembiczak, 175 F.3d 994, 1000, 50 USPQ2d 1614, 1617 (Fed. Cir. 1999). Although a reference need not expressly teach that the disclosure contained therein should be combined with another, the showing of combinability, in whatever form, must nevertheless be "clear and particular." Dembiczak, 175 F.3d at 999, 50 USPQ2d at 1617.

If there was no motivation or suggestion to combine selective teachings from multiple prior art references, one of ordinary skill in the art would not have viewed the present invention as obvious. See In re Dance, 160 F.3d 1339, 1343, 48 USPQ2d 1635, 1637 (Fed. Cir. 1998); Gambro Lundia AB, 110 F.3d at 1579, 42 USPQ2d at 1383 ("The absence of such a suggestion to combine is dispositive in an obviousness determination.").

Significantly, where there is no apparent disadvantage present in a particular prior art reference, then generally there can be no motivation to combine the teaching of another reference with the particular prior art reference. Winner Int'l Royalty Corp. v. Wang, No 98-1553 (Fed. Cir. January 27, 2000).

For at least the additional reason that the Office Action failed to identify proper motivations or suggestions for combining the various references to properly support the rejections under 35 U.S.C. § 103, those rejections should be withdrawn.

2006-02-17 17:59:10 (GMT)

To: Page 15 of 15

Conclusion

For at least the foregoing reasons, withdrawal of the rejections is respectfully requested.

Applicant has made every effort to place the present application in condition for allowance. It is therefore earnestly requested that the present application, as a whole, receive favorable consideration and that all of the claims be allowed in their present form.

Should Examiner feel that further discussion of the application and the Amendment is conducive to prosecution and allowance thereof, please do not hesitate to contact the undersigned at the address and telephone listed below.

No fee is believed to be due in connection with this amendment and response. If, however, any fee is deemed to be payable, you are hereby authorized to charge any such fee to Deposit Account No. 20-0778.

Respectfully submitted,

Daniel R. McClure, Reg. No. 38,962

Thomas, Kayden, Horstemeyer & Risley, LLP 100 Galleria Pkwy, NW Suite 1750 Atlanta, GA 30339 770-933-9500